Libre-SOC's proposed SVP64 extension of PowerISA has support for fast big-integer arithmetic using existing and new instructions. This talk will demonstrate how to use SVP64 to write faster base-case big-integer arithmetic, as well as explaining how an example CPU pipeline can run at 256-bits/cycle, with the caveat that CPU designs may be more or less powerful than that (e.g. small embedded cores).